A

01/04/	JCSCB U.
00	S. Pio

Please type a p	olus sign (+) inside this box → +					Approved fo	or use thr	PTO/SB/05 ough 09/30/2000. OMB 0651	-0032
Under the Pape	rwork Reduction Act of 1995, no persons are required	to resp	ond to	Paten a collectio	it and in	Trademark formation u	Office: U. Inless it d	S. DEPARTMENT OF COMM isplays a valid OMB control no	IERCE umber.
(	UTILITY	Attori	ney Do	ocket No	. F	P04056			
PAT	TENT APPLICATION	First	Invent			on Identifi		ınlap et al.	
	TRANSMITTAL	Title		Syst	em and	Method For Fo	orcing An S	RAM Into A Known State During Pow	ver-Up
(Only for new l	nonprovisional applications under 37 C.F.R. § 1.53(b))	Expre	ess Ma	ail Label	No.	EK23211	8823US		) T.C
	APPLICATION ELEMENTS napter 600 concerning utility patent application contents	s.		ADDR	RESS	TO: Bo	x Patent	ommissioner for Patents Application DC 20231	.S.
	Fee Transmittal Form (e.g., PTO/SB/17)		5		Microf			ogram <i>(Appendix)</i>	0 n
2. Sp. (pr - E - C	pubmit an original and a duplicate for fee processing) Decification [Total Pages 28] Descriptive title of the Invention Dross References to Related Applications Statement Regarding Fed sponsored R & D Reference to Microfiche Appendix	]]	6	. Nucleo	tide a	ind/or Ami e, <i>all nece</i> s Compute Paper Co	no Acid ssary) r Reada opy (ider	Sequence Submission  able Copy  atical to computer copy)  and identity of above copie	jc69 
- B	Background of the Invention			A	CCO	MPANYII	NG API	PLICATION PARTS	
3. S Dr. 4. Oath or I a. b. S Dr.  **NOTE FOR FIEES, A SMAIF ONE FILE!*  16. If a CO  Prior apple of CONTINU under Box 4 b.	Brief Summary of the Invention Brief Description of the Drawings (if filed) Detailed Description Claim(s) Abstract of the Disclosure awing(s) (35 U.S.C. 113) [Total Sheets 4] Declaration [Total Pages] Newly executed (original or copy) Copy from a prior application (37 C.F.R. § (for continuation/divisional with Box 16 complete inventor(s) named in the prior application (see 37 C.F.R. § 1.63(d)(2) and 1.3  ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL LALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27), EDINA PRIOR APPLICATION, check appropriate box continuation Divisional Continuation-in plication information: Examiner  JATION or DIVISIONAL APPS only: The entire disclosure of the acceptable of the second continuation of the disclosure of the acceptable of the second continuation of the disclosure of the acceptable of the second continuation of the disclosure of the acceptable of the second continuation of the disclosure of the acceptable of the second continuation of the acceptable of the second continuation of the acceptable of the second continuation of	ng cation, 33(b).  ENTITY XCEPT 1.28).  c, and s -part (Company)	13. 14. 15. upply to	S S (I)  The requision of proprior apply intinuation.	ar C.F. when English forms the information of the i	E.R.§3.73(I there is all there is all ation Disc nent (IDS), inary Ame Receipt F d be spec I Entity nent(s) B/09-12) ed Copy of ign priority rmation belo plication No Group / Art n, from wh livisional a	b) Staten n assign n assign ion Docu losure (PTO-14 ndment Postcard iffically it Sta Sta f Priority v is claim ow and in :: Unit: united a no	Attorney  Jument (if applicable)  Copies of IDS (Citations)  (MPEP 503)  Jemized)  Tement filed in prior applicates still proper and desired (Document(s))  Jedical Preliminary amendment:  Jeath or declaration is supplied and is hereby incorporate	eation, d
reterence. Ti	he incorporation <u>can only</u> be relied upon when a po 17. CORRESPO					y omitted f	rom the	submitted application parts	
· .	THE CONNECTION					"			
Custom	ner Number or Bar Code Label (Insert Customer No.	. or Atta	ich bar	code labe	el here,	-	X Col	respondence address below	
Name	John L. Maxin								
	National Semiconductor	0.5							
Address	801 East Campbell Road, Suite 5	25							
City	Richardson sta	te	TX			Zip	Code	75081	
Country	USA Telephone	е	972	-680-4	452 <u>3</u>		Fax	972-680-4515	
Name (F	Print/Type) John L. Maxin			Registra	ation N	lo. (Attomey)	(Agent)	34,668	1

+

# And the street of the street o

# CERTIFICATE OF EXPRESS MAIL



•	correspondence, including the attachments listed, ne United States Postal Service, Express Mail -								
	, Receipt No. EK232118823US ,								
•	to Commissioner of Patents and Trademarks,								
Washington, D.C. 20231, on the date shown below.									
<i>,,</i> –									
4 Jan 2000	John L. Maxin								
4 Jan 2000 Date of Mailing	Typed or printed name of person mailing								
	Signature of person mailing								
	Signature of person mailing								
Attachments:									
1. Return acknowledgement	postcard								
2. Utility patent transmittal									
3. Fee transmittal	704076								
	eation - Docket No: P04056								
5. 4 sheets of drawings									
6. Declaration of inver	• • •								
	signment(s) from inventor(s) (optional)								
8. Information Disclosure St	atement (optional)								

### SYSTEM AND METHOD FOR FORCING AN SRAM INTO A KNOWN STATE DURING POWER-UP

### TECHNICAL FIELD OF THE INVENTION

5

The present invention is directed, in general, to processing systems and, more specifically, to a static random access memory (SRAM) containing an embedded program that is accessed at power-up.

### BACKGROUND OF THE INVENTION

CO The state of th

17

The continuing demand for faster, smaller, cheaper, lower-power computers requires that state-of-the-art microprocessors execute instructions in the minimum amount of time, space, cost and energy. Conventional personal computers (PCs) usually execute a start-up routine in which the microprocessor executes a boot program stored in a BIOS ROM (or "flash" EPROM) on the motherboard of the PC. The BIOS program then loads the operating system software from a disk drive into main memory. Generally, accessing and executing the boot program in the BIOS ROM is comparatively slow. The BIOS ROM itself occupies board space and has only a limited use after start-up. The BIOS ROM also adds cost to the PC.

20

It would be more advantageous if a microprocessor could boot up using a static random access memory (SRAM), such an on-chip SRAM in the Level 1 (L1) cache or an SRAM in either an external or an on-chip Level 2 (L2) cache. Then, after the boot-up routine was completed, the microprocessor could reuse the area of the SRAM in which the boot-up routine code was stored as a cache area or dedicated on-chip memory. Unfortunately, the cells in an SRAM "wake up" after a Power-On-Reset (POR) in an unknown state. Thus, the SRAM cannot be used to store, for example, a BIOS program or a self-test program that is accessed and executed at start-up.

Therefore, there is a need in the art for improved processing system designs that eliminate or minimize the need for an external BIOS ROM that is accessed by a microprocessor at start-up. More particularly, there is a need for a microprocessor having an on-chip SRAM cache capable of storing an embedded program that is executed by the microprocessor immediately after power-up.

### SUMMARY OF THE INVENTION

The limitations inherent in the prior art described above are overcome by the present invention which provides a biasing (or initializing) circuit that may implemented in each cell of a SRAM device, thereby biasing every cell in the SRAM device to individually selectable known states after power is applied to the SRAM device. Thus, a start-up (or boot-up) program may be embedded in the SRAM device that is immediately available after a power-on-reset occurs.

In an advantageous embodiment of the present invention, there is provided a static random access memory (SRAM) device capable of storing a program that is accessible when the SRAM device is powered up. The SRAM device comprises a plurality of storage cells, each of the storage cells comprising: 1) a data latch having an input and an output, wherein the data latch comprises a) a first inverter having an input coupled to the first I/O line and an output coupled to the second I/O line and b) a second inverter having an input coupled to the second I/O line and an output coupled to the first I/O line; and 2) a biasing circuit capable of forcing at least one of the first and second I/O lines to a known logic state when power is applied to the SRAM device, wherein the known logic state comprises a portion of the program.

20

Mar II I Amil Ian

15 <sup>[]</sup>

15 🗓

20

5

As used above, the term "data" should be broadly construed to include instruction bits as well as actual data bits and, in the case of a cache, also includes tags bits, valid bits, and/or dirty bits.

According to one embodiment of the present invention, the biasing circuit initially applies power only to the first inverter.

According to this embodiment, the initial application of power only to the first inverter forces the first inverter output to a Logic 1 state.

Further according to this embodiment, the biasing circuit subsequently applies power to the second inverter.

Still according to this embodiment of the invention, the subsequent application of power to the second inverter forces the second inverter output to a Logic O state.

According to another embodiment of the present invention, the biasing circuit initially applies power only to the second inverter.

According to this embodiment of the invention, the initial application of power only to the second inverter forces the second inverter output to a Logic 1 state.

Further according to this embodiment, the biasing circuit subsequently applies power to the first inverter.

5

According to this embodiment of the invention, the subsequent application of power to the first inverter forces the first inverter output to a Logic O state.

According to yet another embodiment of the present invention, the biasing circuit comprises a grounding circuit selectively connected by a programmable contact to one of the first inverter output and the second inverter output, wherein the grounding circuit is temporarily enabled after power is applied to the SRAM device, thereby grounding one of the first inverter output and the second inverter output and forcing the data latch to the known logic state.

An initializing on-chip SRAM according to the principles of the present invention would be useful to store the microcode and other programmable blocks that are currently ROM programmed. This would provide a capability of field reprogramming the microprocessor to fix errors, to add features, or to improve functionality.

Advantageously, an SRAM device according to the principles of the present invention allows a decryption program or decryption codes to be embedded in a processor. Since the decryption program or decryption codes are on-chip and may be erased before the SRAM is accessed by other software programs, the decryption program

5

DOCKET NO. P04056 PATENT

and/or codes are more secure than when stored in conventional storage devices.

An SRAM device according to the principles of the present invention also provides advantages with respect to newer processor designs that remove the ISA bus common in many legacy designs. Removing the ISA bus frequently requires additional hardware to connect the boot ROM. Replacing the boot ROM with an SRAM according to the present invention eliminates this extra connection circuitry.

In a multi-way set associative cache, it may be advantageous to implement SRAM cells according to the principles of the present invention in only one way of the cache and/or in only the instruction cache. This may save on area, power, and/or complexity. Many boot-up programs can be written in much less than four kilobytes (4K), thereby allowing the boot-up program to fit in one 4K way of a 16 kilobyte 4-way set associative instruction cache typical of many current microprocessors.

An SRAM device according to the principles of the present invention also provides advantages in single-chip micro-controller designs that presently contain both an embedded RAM and an embedded ROM. By eliminating the on-chip ROM, the present invention would provide more space for additional RAM.

The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they may readily use the conception and the specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.

Before undertaking the DETAILED DESCRIPTION OF THE INVENTION, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms "include" and "comprise," as well as derivatives thereof, mean inclusion without limitation; the term "or," is inclusive, meaning and/or; the phrases "associated with" and "associated therewith," as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like; and the term "controller" means any

device, system or part thereof that controls at least one operation, such a device may be implemented in hardware, firmware or software, or some combination of at least two of the same. It should be noted that the functionality associated with any particular controller may be centralized or distributed, whether locally or remotely. Definitions for certain words and phrases are provided throughout this patent document, those of ordinary skill in the art should understand that in many, if not most instances, such definitions apply to prior, as well as future uses of such defined words and phrases.

### BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGURE 1 is a block diagram of an exemplary processing system, which includes an integrated microprocessor according to one embodiment of the present invention;

FIGURE 2 illustrates an exemplary SRAM cell for use in the L1 cache or the L2 cache in the exemplary microprocessor according to one embodiment of the present invention;

FIGURE 3 illustrates an exemplary SRAM cell for use in the L1 cache or the L2 cache in the exemplary microprocessor according to another embodiment of the present invention; and

FIGURE 4 is a flow diagram illustrating the operation of the exemplary CPU according to one embodiment of the present invention.

5

### DETAILED DESCRIPTION OF THE INVENTION

embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any suitably arranged processing system.

FIGURE 1 is a block diagram of processing system 10, which includes integrated microprocessor 100, according to one embodiment of the present invention. Integrated microprocessor 100 comprises central processing unit (CPU) 105, which may have dual integer and dual floating point execution units, separate load/store and branch units. CPU 105 also comprises L1 cache 106, which contains SRAM cells which may be biased (or initialized) after a power reset according to the principles of the present invention.

Microprocessor 100 also comprises graphics unit 110, system memory controller 115, and L2 cache 120, which is shared by CPU 105 and graphics unit 110. Graphics unit 110, system memory controller 115, and L2 cache 120 may be integrated onto the same die as microprocessor 105. Bus interface unit 125 connects CPU 105, graphics unit 110, and L2 cache 120 to memory

5

controller 115. Bus interface unit 125 also may be integrated onto the same die as microprocessor 105. In an advantageous embodiment of the present invention, L2 cache 120 also may contain SRAM cells which may be biased (or initialized) after a power reset according to the principles of the present invention.

Integrated memory controller 115 bridges microprocessor 100 to system memory 140, and may provide data compression and/or decompression to reduce bus traffic over external memory bus 145 which preferably, although not exclusively, has a RAMbus<sup>TM</sup>, fast SDRAM or other type protocol. Integrated graphics unit 110 provides TFT, DSTN, RGB, or other types of video output to drive display 150.

Bus interface unit 125 connects microprocessor 100 through I/O interface 130 to PCI bridge 155, which has a conventional peripheral component interconnect (PCI) bus interface on PCI bus 160 to one or more peripherals, such as sound card 162, LAN controller 164, and disk drive 166, among others. Bus interface unit 125 also connects fast serial link 180 and relatively slow I/O port 185 to microprocessor 100 (via I/O interface 130 and PCI bridge 155). Fast serial link 180 may be, for example, an IEEE 1394 bus (i.e., "Firewire") and/or a universal serial bus ("USB"). I/O port 185 is used to connect peripherals to microprocessor 100, such as keyboard 190 and/or a mouse. In some

15 []

20

as sound, disk drive control, modem, network adapter, and the like.

In one embodiment of the present invention, L1 cache 106 may

In one embodiment of the present invention, L1 cache 106 may comprise a plurality of SRAM cells that may be biased (or initialized) to a particular logic state (Logic 1 or Logic 0) during a power reset. In one embodiment, L1 cache 106 may comprise a 16 kilobyte L1 instruction (I) cache that is single-ported 4-way associative, with 2 pending misses. L1 cache 106 also may comprise a 16 kilobyte L1 data (D) cache that is non-blocking, dual-ported (one load port and one store/fill port), 4-way associative, with 4 pending misses. Both the data and instruction portions of L1 cache 106 may be indexed with the linear address and physically tagged with the TLB (translated) address. In response to L1 misses, L2cache 120 transfers an entire cache line (32 bytes/256 bits) in one cycle with a seven clock access latency for L1 misses that hit in L2 cache 120.

embodiments, PCI bridge 155 may integrate local bus functions such

In one embodiment of the present invention, L2 cache 120 also may comprise a plurality of SRAM cells that may be biased (or initialized) to a particular logic state during a power reset. L2 cache 120 may be an 8-way associative and 8-way interleaved. Each interleave supports one L1 (code/data) miss per cycle, and either one L1 store or one L2 fill per cycle. Portions or all of two of

5

the eight ways may be locked down for use by graphics controller 110.

FIGURE 2 illustrates exemplary SRAM cell 300 for use in L1 cache 106 in CPU 105 or L2 cache 120 according to one embodiment of the present invention. SRAM cell 300 comprises CMOS inverters 305 and 310, n-type MOS transfer gate transistors 315 and 320, column line 330, column line 331, row line 335, and p-type transistors 340 and 345. SRAM cell 300 further comprises programmable contacts 350 and 355, either of which may be connected during fabrication to transistor 340 or transistor 345, as shown. In the embodiment shown, programmable contact 350 is connected to transistor 340 and programmable contact 355 is connected to transistor 345. As will be explained below in greater detail, the connection of programmable contacts 350 and 355 determines whether SRAM cell 300 initially comes up with a Logic 1 or Logic 0 state after power is applied.

CMOS inverter 305 comprises p-type transistor 306 and n-type transistor 307 and CMOS inverter 310 comprises p-type transistor 311 and n-type transistor 312. The output line 321 of inverter 305 is connected to the input of inverter 310 and the output line 316 of inverter 310 is connected to the input of inverter 305, forming a latch for data storage. The power ground reference is supplied to inverters 305 and 310 through the drain

20

connection on transistors 307 and 312. Inverters 305 and 310 are connected to the +V power supply rail through the source connections of transistors 306 and 311 and either power transistor 340 or power transistor 345. Transistor 306 is connected to the +V power supply transistor through programmable contact 350 and transistor 311 is connected to the +V power supply transistor through programmable contact 355.

Transistors 315 and 320 are open when row line 335 is a low voltage (or Logic 0), providing high impedances to column line 330 and column line 331. When row line 335 is a high voltage or logic 1, transistor 315 closes to transfer the state of column line 330 to the input of inverter 305 or to transfer the output of inverter 310 to column line 330, and transistor 320 closes to transfer the output of inverter 305 to column line 331 or to transfer the state of column line 331 to the input of inverter 310.

Immediately after power is applied (or reset) in L1 cache 106 or L2 cache 120 (i.e., at time t = t0), the EARLY POWER signal and the LATE POWER signals are driven to high (i.e., to Logic 1), effectively disconnecting the +V power supply rail from inverters 305 and 310. At the same time, row line 335 is driven high, thereby turning "ON" transistors 315 and 320, and column lines 330 and 331 are driven low (i.e., to Logic 0). Since output line 321 of inverter 305 is essentially shorted to column line 331

by transistor 320, output line 321 is discharged to ground (I.E., Logic 0). Since output line 316 of inverter 310 is essentially shorted to column line 330 by transistor 315, output line 316 also is discharged to ground (i.e., Logic 0). SRAM cell 300 is held in this state for a short period of time to allow internal output lines 321 and 316 to discharge to a Logic 0.

At a later time (t = t1), row line 335 is driven low, thereby open-circuiting transistors 315 and 320. At this point, output line 316 and output line 320 remain at Logic 0, but are capable of being changed. Column lines 330 and 331 are also released and are no longer held to Logic 0.

At a later time (t = t2), the EARLY POWER signal goes low (i.e., to Logic 0), closing transistor 340 and connecting the +V power to inverter 305. Since the input to inverter 305 is Logic 0 (from output line 316 of inverter 305), output line 321 of inverter 305 goes to Logic 1.

At a later time (t = t3), the LATE POWER signal goes low at the gate of transistor 345. Transistor 345 closes and the +V power is supplied to inverter 310. Since the input to inverter 310 is Logic 1 (from output line 321 of inverter 305), the output of inverter 310 goes to Logic 0, which then is inverted by inverter 305, reinforcing the Logic 1 already on output line 321 of inverter 305. Thus, the initial programmed Logic 1 output of

15 IJ

20

5

inverter 305 is maintained as a Logic 1 by the latch comprised of inverters 305 and 310.

Data is written to SRAM cell 300 when row line 335 is driven high, thereby closing transistor 315 and transferring the value on column line 330 to the input of inverter 305 for storage and also closing transistor 320 and transferring the value on column line 331 for storage. The values on column lines 330 and 331 are always complementary. SRAM cell 300 is read when column lines 330 and 331 are floating and row line 335 drives the gates of transistor 320 and transistor 315 high. This closes transistor 320 and transfers the Logic 1 or Logic 0 stored on output line 321 of inverter 305 to column line 331. Transistor 315 is also closed, which transfers the Logic 0 or Logic 1 stored on output line 316 of inverter 310 to column line 330.

If Logic 0 is desired as the initial power-up output from SRAM cell 300, programmable contact 350 is connected to transistor 345 and programable contact 355 is connected to transistor 340. The EARLY POWER and LATE POWER signals and the +V power supply are applied as before. This time, however, the +V power is first applied to inverter 310, causing it output to go to Logic 1. The subsequent application of the +V power to inverter 305 then causes the output of inverter to go to Logic 0. This is the initial state of SRAM cell 300.

Since the fabrication process can connect contacts 350 and 355 to either the EARLY POWER transistor 340 or the LATE POWER transistor 345, each cell in L1 cache 106 or L2 cache 120 may be programmed as a Logic 1 or a Logic 0 after power up. In this manner, a boot-up program may be stored in L1 cache 106 or L2 cache 120 and executed after power is applied to CPU 105 and microprocessor 100. Advantageously, this on-chip boot-up program may comprise, among other things a decryption program or decryption codes, which may be erased before the SRAM is accessed by other software programs.

FIGURE 3 illustrates exemplary SRAM cell 450 for use in L1 cache 106 in CPU 105 or L2 cache 120 according to another embodiment of the present invention. SRAM cell 450 comprises inverters 455 and 460, n-type MOS transistors 465, 470, and 495, column line 480, column line 481, row line 485, and programmable connects 490 and 491. Transistor 495 is configured so that its drain is connected to ground, its gate is connected to a reset signal (reset) which is normally Logic 0 (OFF), and its source is connected to one side of programmable connects 490 and 491. The other side of programmable connect 490 is connected to the output of inverter 455 and the input of inverter 460. The other side of programmable connect 491 is connected to the output of inverter 460 and the input of inverter 455.

15

20

5

Depending upon the desired initial output for the latch formed with inverters 455 and 460, programmable connect 490 or programmable connect 491 is installed during fabrication. If a Logic 1 is desired initially at column line 481 when row line 485 is high, programmable connect 491 is removed. Otherwise, if a Logic 0 is desired as the initial power-up state, programmable connect 490 is removed.

When power is initially applied, column line 480, column 481 and row line 485 are Logic 0. Shortly after power is applied, the RESET signal goes to Logic 1 on the gate of transistor 495, which shorts the drain of transistor 495 to ground. If programmable connect 491 has been removed and programmable connect 490 remains, programmable connect 490 pulls the output of inverter 455 (and the input of inverter 460) to ground (Logic 0). Inverter 460 inverts the Logic 0 on its input to a Logic 1 on its output. This is the value stored in SRAM cell 450 after power up. Inverter 455 inverts the Logic 1 from inverter 460 to a Logic 0. Once the RESET returns to Logic 0, transistor 495 opens and the latch formed by inverters 455 and 460 maintains a Logic 1 at the output of inverter 460.

In an similar manner, SRAM cell 450 could have powered-up to a Logic 0 by removing programmable connect 490 and leaving

programmable connect 491 connected between the drain of transistor 495 and the output of inverter 460.

As similarly described for SRAM cell 300, when row line 485 is high, the output of the latch formed by inverters 455 and 460 is transferred to column lines 481 and 480 during a read operation and the value on column lines 480 and 481 can be forced into the input of the latch during a write operation. The initial programmed stored state of the latch formed by inverters 455 and 460 is maintained until column lines 480 and 481 cause the latch to switch to the other state.

FIGURE 4 depicts flow diagram 500, which illustrates the operation of the exemplary CPU 105 according to one embodiment of the present invention. First, a power-on-reset event occurs, providing a short reset signal which enables the L1 cache (or L2 cache) initialization process to begin (process step 505). In one embodiment, L1 cache 106 (or L2 cache 120) powers up with individual SRAM cells biased to values required for the boot-up program, as described above with respect to FIGURES 2 and 3 (process step 510). Next, CPU 105 begins execution of the boot-up program stored in L1 cache 106 or L2 cache 120 (process 515).

Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without

departing from the spirit and scope of the invention in its broadest form.

### WHAT IS CLAIMED IS:

1

3

5

10

11

12 📜

13 ij

14

15

16

1

2

3

1. A static random access memory (SRAM) device capable of storing a program that is accessible when said SRAM device is powered up, said SRAM device comprising a plurality of storage cells, each of said storage cells comprising:

a data latch having a first input/output (I/O) line and a second I/O line, said data latch comprising:

a first inverter having an input coupled to said first I/O line and an output coupled to said second I/O line; and

a second inverter having an input coupled to said second I/O line and an output coupled to said first I/O line; and

a biasing circuit capable of forcing at least one of said first and second I/O lines to a known logic state when power is applied to said SRAM device, wherein said known logic state comprises a portion of said program.

2. The SRAM device as set forth in Claim 1 wherein said biasing circuit initially applies power only to said first inverter.

The SRAM device as set forth in Claim 2 wherein said 1 3. initial application of power only to said first inverter forces said first inverter output to a Logic 1 state.

1

1

2 1

2

- The SRAM device as set forth in Claim 3 wherein said 4. biasing circuit subsequently applies power to said second inverter.
- The SRAM device as set forth in Claim 4 wherein said 5. ſij. 2 🗓 subsequent application of power to said second inverter forces said second inverter output to a Logic 0 state.
  - The SRAM device as set forth in Claim 1 wherein said biasing circuit initially applies power only to said second inverter.
  - The SRAM device as set forth in Claim 6 wherein said initial application of power only to said second inverter forces said second inverter output to a Logic 1 state.
- The SRAM device as set forth in Claim 7 wherein said 1 biasing circuit subsequently applies power to said first inverter. 2

9. The SRAM device as set forth in Claim 8 wherein said subsequent application of power to said first inverter forces said first inverter output to a Logic 1 state.

1

1

10. The SRAM device as set forth in Claim 1 wherein said biasing circuit comprises a grounding circuit selectively connected by a programmable connect to one of said first inverter output and said second inverter output, wherein said grounding circuit is temporarily enabled after power is applied to said SRAM device, thereby grounding one of said first inverter output and said second inverter output and forcing said second I/O line to said known logic state.

11. A data processor comprising a central processing unit (CPU) capable of executing a boot-up program when power is applied to said CPU, said CPU comprising:

1

2

3

5

6

7

11 []

12 🗐

13

14 =

15 <sup>[]</sup>

16

17

18

1

2

a static random access memory (SRAM) device capable of storing said boot-up program, said SRAM device comprising a plurality of storage cells capable of storing bits of said boot-up program, each of said storage cells comprising:

a data latch having an input and an output, said data latch comprising:

a first inverter having an input coupled to said first I/O line and an output coupled to said second I/O line; and

a second inverter having an input coupled to said second I/O line and an output coupled to said first I/O line; and

a biasing circuit capable of forcing at least one of said first and second I/O lines to a known logic state when power is applied to said SRAM device.

12. The data processor as set forth in Claim 11 wherein said biasing circuit initially applies power only to said first inverter.

1 13. The data processor as set forth in Claim 12 wherein said 2 initial application of power only to said first inverter forces 3 said first inverter output to a Logic 1 state.

1 14. The data processor as set forth in Claim 13 wherein said 2 biasing circuit subsequently applies power to said second inverter.

1 []

2 🏪

- 15. The data processor as set forth in Claim 14 wherein said subsequent application of power to said second inverter forces said second inverter output to a Logic O state.
- 16. The data processor as set forth in Claim 11 wherein said biasing circuit initially applies power only to said second inverter.
- 1 17. The data processor as set forth in Claim 16 wherein said 2 initial application of power only to said second inverter forces 3 said second inverter output to a Logic 1 state.
- 1 18. The data processor as set forth in Claim 17 wherein said 2 biasing circuit subsequently applies power to said first inverter.

19. The data processor as set forth in Claim 18 wherein said subsequent application of power to said first inverter forces said first inverter output to a Logic 1 state.

1

2

3

1

2

3

7 🗓

8 📜

And don so done open green

20. The data processor as set forth in Claim 11 wherein said biasing circuit comprises a grounding circuit selectively connected by a programmable connect to one of said first inverter output and said second inverter output, wherein said grounding circuit is temporarily enabled after power is applied to said SRAM device, thereby grounding one of said first inverter output and said second inverter output and forcing said second I/O line to said known logic state.

9 10

11 1

13 <sub>| 4</sub>

14 <u>.</u>

21. For use in a storage cell in a static random access memory (SRAM) device, the storage cell having an input and an output and comprising 1) a first inverter having an input coupled to the storage cell input and an output coupled to the storage cell output and 2) a second inverter having an input coupled to the storage cell input, and an output coupled to the storage cell input, a method of forcing the storage cell output to a known logic state when power is applied to the SRAM device comprising the step of:

initially applying power only to one of the first inverter and the second inverter, wherein the initial application of power only to one of the first inverter and the second inverter forces a selected one of the first inverter output and the second inverter output to a Logic 1 state.

22. The method as set forth in Claim 21 including the further step of subsequently applying power to the initially unpowered one of the first inverter and the second inverter, wherein the subsequent application of power to the initially unpowered one of the first inverter and the second inverter forces the output of the unselected one of the first inverter output and the second inverter output to a Logic 0 state.

### SYSTEM AND METHOD FOR FORCING AN SRAM INTO A KNOWN STATE DURING POWER-UP

### ABSTRACT OF THE DISCLOSURE

5

There is disclosed a static random access memory (SRAM) device that stores an embedded program that is accessible when the SRAM device is powered up. The SRAM device comprises a plurality of storage cells, each of the storage cells comprises a data latch having an input and an output, wherein the data latch comprises a) a first inverter having an input coupled to the first I/O line and an output coupled to the second I/O line, and b) a second inverter having an input coupled to the second I/O line and an output coupled to the first I/O line. The storage cell also comprises a biasing circuit that forces at least one of the first and second I/O lines to a known logic state when power is applied to the SRAM device. The known logic state comprises one bit in the embedded program.

# P04056 SHEET 1 OF 4




FIGURE 1

P04056 SHEET 2 OF 4




FIGURE 2

P04056 SHEET 3 OF 4




FIGURE 3




FIGURE 4

## **DECLARATION FOR UTILITY OR DESIGN** PATENT APPLICATION (37 CFR 1.63)

Declaration OR Submitted with Initial Filing

☐ Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number		P04056	
First Named Inventor		Dunlap et al.	
COMPLI	ETE IF	KNOWN	
Application Number		/	
Filing Date	2	Jan. 2000	
Group Art Unit			
Examiner Name	1	Not Assigned	,

Va a neigh lighter lilket	ntor, I hereby declare that:				****				
		as stated below next to my	name						
My residence, post office address, and citizenship are as stated below next to my name.									
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:									
System and Method For Forcing An SRAM Into A Known State During									
Power-Up									
`	the specification of which (Title of the Invention)								
is attached hereto									
was filed on (MM/D	DAYYY)	as United	d States Applica	tion Number or F	PCT International				
Application Number	and w	as amended on (MM/DD/Y			(if applicable).				
I hereby state that I have re	eviewed and understand the	,	·	n including the c	<b>-</b> ' ' ' '				
amended by any amendme	ent specifically referred to ab	ove.		_	Sidilitio, do				
I acknowledge the duty to o	disclose information which is	material to patentability as	defined in 37 CF	R 1.56.					
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.									
or of any PCT international a	ave also identified below, by application having a filing date	checking the hox, any foreig	an application fo	r natent or inven	nited States of itor's certificate,				
or of any PCT international a  Prior Foreign Application Number(s)	tive also identified below, by application having a filing date	checking the box, any foreige before that of the applicate	an application fo	or patent or inven ority is claimed. Certified Co	py Attached?				
Prior Foreign Application	application having a filing date	checking the box, any foreit e before that of the applicat	gn application for ion on which pri	or patent or invent prity is claimed.	tor's certificate,				
Prior Foreign Application	application having a filing date	checking the box, any foreige before that of the applicate	gn application for ion on which pri	or patent or inven ority is claimed. Certified Co	py Attached?				
Prior Foreign Application	application having a filing date	checking the box, any foreige before that of the applicate	gn application for ion on which pri	or patent or inven ority is claimed. Certified Co	py Attached?				
Prior Foreign Application	application having a filing date	checking the box, any foreige before that of the applicate	gn application for ion on which pri	or patent or inven ority is claimed. Certified Co	py Attached?				
Prior Foreign Application Number(s)  Additional foreign applica	Country  tion numbers are listed on a	checking the box, any foreige before that of the applicate Foreign Filing Date (MM/DD/YYYY)  supplemental priority data	gn application for ion on which pri  Priority Not Claimed	certified Co YES	py Attached? NO				
Prior Foreign Application Number(s)  Additional foreign application	Country  Country  tion numbers are listed on a	checking the box, any foreige before that of the applicat  Foreign Filing Date (MM/DD/YYYY)  supplemental priority data y United States provisional	gn application for ion on which pri  Priority Not Claimed	certified Co YES	py Attached? NO				
Prior Foreign Application Number(s)  Additional foreign applica	Country  Country  tion numbers are listed on a	checking the box, any foreige before that of the applicate Foreign Filing Date (MM/DD/YYYY)  supplemental priority data	gn application for ion on which pri  Priority Not Claimed	certified Co YES	py Attached? NO				
Prior Foreign Application Number(s)  Additional foreign application	Country  Country  tion numbers are listed on a	checking the box, any foreige before that of the applicat  Foreign Filing Date (MM/DD/YYYY)  supplemental priority data y United States provisional	priority Priority Not Claimed  sheet PTO/SB/Capplication(s) lise	Certified Co YES  Cattached here ted below.	py Attached? NO  ctor's certificate,				
Prior Foreign Application Number(s)  Additional foreign application	Country  Country  tion numbers are listed on a	checking the box, any foreige before that of the applicat  Foreign Filing Date (MM/DD/YYYY)  supplemental priority data y United States provisional	priority Priority Not Claimed  sheet PTO/SB/C application(s) lise numbe	Certified Co YES  Cattached here ted below.  Cattached here ted below.  Cattached here ted below.  Cattached here ted below.	py Attached? NO  ctor's certificate,				
Prior Foreign Application Number(s)  Additional foreign application	Country  Country  tion numbers are listed on a	checking the box, any foreige before that of the applicat  Foreign Filing Date (MM/DD/YYYY)  supplemental priority data y United States provisional	gn application for ion on which private Mot Claimed  Sheet PTO/SB/(application(s) lise number supple	Certified Co YES  Cattached here ted below.	py Attached? NO  cto:  l application n a data sheet				

[Page 1 of 2]
Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



Please type a plus sign (+) inside this box   Pate Under the Paperwork Reduction Act of 1995, no persons are re a valid OMB control number.	PTO/SB/01 (12-97) Approved for use through 9/30/00. OMB 0651-0032 ent and Trademark Office; U.S. DEPARTMENT OF COMMERCE equired to respond to a collection of information unless it contains
---	--

# **DECLARATION** — Utility or Design Patent Application

							<u>0.9.</u>		JIIC /	<b>Υ</b> Ρ	piicati	<u> </u>	
I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to discloss information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.													
U.	U.S. Parent Application or PCT Parent Number							ling Date		Parent Patent Number (if applicable)			
Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.													
☐ Additional	U.S. or	PCT internationa	l applicat	tion numbers are	e listed on	a supp	lementa	I priority data	sheet P	TO/SB	/02B attached	hereto.	
As a named inv and Trademark	As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Pater and Trademark Office connected therewith:  Customer Number  OR  Place Customer Number Bar Code									omer			
			X	Registered prac	ctitioner(s)	name/	registrati	ion number li	sted belo	w L	Label he		
	Nam	e		Regist Num	ration			Nar				stration ımber	
Andrew S. Viger 28,552  John L. Maxin 34,668													
Additional r	registere	d practitioner(s)	named or	n supplemental	Registered	Pract	itioner In	formation sh	eet PTO	SB/02	C attached her	eto.	
Direct all corr		ence to:	Custom	er Number Code Label							ondence add		
Name		L. Maxin											
Address	Nati	onal Semio	condu	ctor Corpo	oration								
Address		East Camp	bell F	Road, Suit	e 525								
City		ardson				St	ate	TX	ZIP 75081				
Country	USA			Telephon	e 972	-680	)-452	3	Fax	97	<b>2-680-45</b> 1	5	
punishable by 1	true; and fine or in	I statements mad further that the opposite that the opposite or the transfer of the transfer o	ese state both. un	ments were ma	ade with th	ne kno	t anhalw	that willful fa	lea etata	manta	and the like o	a mada ara	
Name of So	ole or F	irst Invento	r:				petitio	n has been	filed for	this ι	ınsigned inve	ntor	
Giv	ven Nar	ne (first and m	iddle [if	anyl)				Famil	v Name	or Su	rname		
	ederic						Dunla		y i dilito	<u> </u>	mamo		
Inventor's Signature											Date		
Residence: C	ity	Longmon	nt	State	СО	Co	ountry	USA			Citizenship	USA	
Post Office Ac	ldress	1813 Sun	nner S	Street									
Post Office Ad	ddress												
City		Longmont	State	СО	ZIP	IP 80501 Country US				USA			
Additional	invento	s are being na	med on	the <b>X</b> sup	plementa	l Addi	tional Ir	nventor(s) s	heet(s)	PTO/	SB/02A attac	hed hereto	

PTO/SB/02A (3-97)
Approved for use through 9/30/98. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARMENT OF COMMERCE

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# **DECLARATION**

# ADDITIONAL INVENTOR(S) Supplemental Sheet Page \_\_\_ of \_\_\_

Name of Additional Joint Inventor, if any:										
Given Na	ame (first and middle [if an	y])		Family Name or Surname						
John			Eitrheim							
Inventor's Signature								Date	,	
Residence: City	Farmers Branch	State	TX		Country USA			Citizens	ship	USA
Post Office Address	4000 Parkside Center Blvd. #2302									
Post Office Address										
City	Farmers Branch	State	TX		ZIP	75244	Countr	y USA	A	
Name of Addition	nal Joint Inventor, if a	ny:			A petitio	on has been file	d for th	nis unsigr	ned in	ventor
Given Na	me (first and middle [if any	y])				Family Nar	me or S	Surname		
Inventor's Signature								Da	ite	
Residence: City		State	_		Country			Citize	nship	
Post Office Address										
Post Office Address										
City		State	1		ZIP		Coun	itry		
Name of Addition	nal Joint Inventor, if a	ny:			A petitio	n has been file	d for th	is unsign	ned in	ventor
Given Nar	me (first and middle [if any	/])				Family Nan	ne or S	Surname		
Inventor's Signature								Dat	te	
Residence: City		State		c	ountry			Citizer	nship	
Post Office Address										
Post Office Address						1		,		
City		State			710		6	ountry		

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.